

What is claimed is:

- 1 1. A processing system comprising:
2 dispersal logic to receive a plurality of instructions;
3 an execution port coupled to said dispersal logic; and
4 a No-op port coupled to said dispersal logic.
- 1 2. The system of claim 1 wherein said No-op port is to process NOP instructions of said
2 plurality of instructions.
- 1 3. The system of claim 2 wherein said execution port is to process at least one of the
2 following: memory instructions, integer instructions, floating-point instructions, and a branch
3 instructions.
- 1 4. A processing system comprising:
2 dispersal logic to receive a plurality of instructions;
3 a plurality of execution ports coupled to dispersal logic; and
4 a No-op port coupled to said dispersal logic, said No-op port to process NOP instructions
5 of said plurality of instructions.
- 1 5. The system of claim 4, wherein said plurality of instructions are taken from at least two
2 individual threads.

1 6. The system of claim 5 further comprising:
2 first and second instruction buffers coupled to said dispersal logic to store said plurality
3 of instructions for first and second threads, respectively.

1 7. The system of claim 4, wherein said execution ports are to process at least one of the
2 following: memory instructions, integer instructions, floating-point instructions, and a branch
3 instructions.

1 8. The system of claim 6, wherein said execution ports are to process at least one of the
2 following: memory instructions, integer instructions, floating-point instructions, and a branch
3 instructions.

1 9. The system of claim 7 wherein said plurality of instructions are grouped into bundles
2 prior to processing in said No-op and execution ports.

1 10. The system of claim 8 wherein said plurality of instructions are grouped into bundles
2 prior to processing in said No-op and execution ports.

1 11. A method of dispersing instructions in a multi-threaded processing system including a
2 plurality of execution ports and at least one NO-op port, comprising:
3 determining if an instruction is a NOP instruction; and
4 dispersing said NOP instruction for execution by a No-op port.

1 12. The method of claim 11, wherein said plurality of instructions are taken from at least two
2 individual threads.

1 13. The method of claim 12 further comprising:
2 supplying said plurality of instructions to said dispersal logic from first and second
3 instruction buffers coupled to dispersal logic to store said plurality of instructions for first and
4 second threads, respectively.

1 14. The method of claim 11, further comprising:
2 processing instructions in said execution ports wherein said execution ports are to process
3 at least one of the following: memory instructions, integer instructions, floating-point
4 instructions, and a branch instructions.

1 15. The method of claim 13, further comprising
2 processing instructions in said execution ports wherein said execution ports are to process
3 at least one of the following: memory instructions, integer instructions, floating-point
4 instructions, and a branch instructions.

1 16. The method of claim 14 further comprising:
2 grouping said plurality of instructions into bundles prior to said supplying said
3 instructions to said dispersal logic.

1 17. The method of claim 15 further comprising:

- 2 grouping said plurality of instructions into bundles prior to said supplying said
- 3 instructions to said dispersal logic.